JPH0224287Y2 - - Google Patents
Info
- Publication number
- JPH0224287Y2 JPH0224287Y2 JP1980053839U JP5383980U JPH0224287Y2 JP H0224287 Y2 JPH0224287 Y2 JP H0224287Y2 JP 1980053839 U JP1980053839 U JP 1980053839U JP 5383980 U JP5383980 U JP 5383980U JP H0224287 Y2 JPH0224287 Y2 JP H0224287Y2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- flop
- flip
- switch
- reset
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Keying Circuit Devices (AREA)
- Manipulation Of Pulses (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1980053839U JPH0224287Y2 (en]) | 1980-04-18 | 1980-04-18 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1980053839U JPH0224287Y2 (en]) | 1980-04-18 | 1980-04-18 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56154719U JPS56154719U (en]) | 1981-11-19 |
JPH0224287Y2 true JPH0224287Y2 (en]) | 1990-07-03 |
Family
ID=29648638
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1980053839U Expired JPH0224287Y2 (en]) | 1980-04-18 | 1980-04-18 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0224287Y2 (en]) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5149660A (en]) * | 1974-10-25 | 1976-04-30 | Seiko Instr & Electronics |
-
1980
- 1980-04-18 JP JP1980053839U patent/JPH0224287Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS56154719U (en]) | 1981-11-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5479132A (en) | Noise and glitch suppressing filter with feedback | |
US6367024B1 (en) | Low power power-on reset circuitry having dual states | |
US4788454A (en) | Power-on reset circuit | |
US5883532A (en) | Power-on reset circuit based upon FET threshold level | |
JPS5951177B2 (ja) | オ−トクリア信号発生回路 | |
US5063355A (en) | Timer circuit | |
JPH0224287Y2 (en]) | ||
JPH11510938A (ja) | 最小数の外部構成要素を有するマイクロコントローラ | |
JPH10313240A (ja) | パワーオンリセット回路 | |
US4503344A (en) | Power up reset pulse generator | |
JPH0348658Y2 (en]) | ||
KR100228284B1 (ko) | 타이밍 시퀀스를 이용한 방전회로 | |
JPH0897695A (ja) | パワーオンリセット回路 | |
JPH08154334A (ja) | 電源電圧検出回路 | |
KR200299465Y1 (ko) | 마이크로프로세서의 파워 다운 웨이크 업 회로 | |
CA1174300A (en) | Rc oscillator circuit | |
JP3096569B2 (ja) | 電源電圧検出回路 | |
JPH048668Y2 (en]) | ||
JPS60191323A (ja) | モノリシツク集積回路 | |
JP2695696B2 (ja) | リセット信号発生回路 | |
JP3774038B6 (ja) | パワーオンリセット信号発生回路 | |
JP3774038B2 (ja) | パワーオンリセット信号発生回路 | |
JPH01114114A (ja) | オートクリア回路 | |
JPH0628831Y2 (ja) | 電源オン時リセット回路 | |
KR920003541Y1 (ko) | 엘리베이터 리셋 회로 |